Suyash Mahar

F-159, Ravindra Bhawan Indian Institute of Technology, Roorkee Roorkee, India – 247667

+91-7579106878 ****suyash12mahar@outlook.com ****

github.com/suyashmahar 🗘

suyashmahar.me ♀

Education

Indian Institute of Technology, Roorkee

B. Tech., Electronics and Communication Engineering (CGPA: 9.18/10)

Roorkee, India Expected 2020

Coursework includes: Computer Architecture and Microprocessors*, Digital Logic Design*, Operating Systems,
 Embedded System Design, Data Structures and Algorithms & Communication Systems and Techniques*.

*Grade for outstanding performance

Publications

D. Saxena, S. Mahar, V. Raychoudhury, J. Cao

Scalable, High-speed On-chip-based NDN Name Forwarding using FPGA [ACM]

In Proceedings of the 20th International Conference on Distributed Computing and Networking (ICDCN), Bangalore, India, January 04 - 07, 2019

Work Experiences

Design of accurate energy estimation tool for DRAM [poster]

Carnegie Mellon Univ., USA

Dr. Saugata Ghose, SAFARI research group

May 2018 - July 2018

- Worked on architecture and implementation of a tool to estimate energy consumption of DRAM.
- Work includes finding a methodology for accurately extracting energy of individual DRAM commands from standard command loop's current.
- Devised new methodology for estimating energy of a memory request trace to increase its accuracy.
- The tool is publicly available on github/cmu-safari/vampire.

Design of efficient FIB table for NDN routers

IIT Roorkee, India

Prof. Vaskar Raychoudhury and Dr. Divya Saxena

July 2017 - January 2018

- Worked on ways to accelerate FIB lookups in NDN routers using re-configurable hardware.
- Work included designing efficient data-structure for the FIB and implementing it on an FPGA.
- Speedup of up to ~ 4.1 compared to previously proposed FPGA based design was obtained.

FPGA implementation of CORDIC algorithms [report]

IIT Roorkee, India

Prof. Bishnu Prasad Das

May 2017

- Studied and implemented CORDIC algorithms on FPGA.
- Used Python (Jupyter notebook) for modeling and Verilog for design and implementation.

Single-cycle 32-bit RISC processor [link]

Hobby project

June 2017

- Created a simple implementation of 32-bit MIT 6.004 architecture with improvements and additions.

Teaching Experiences

Object-oriented programming: Undergraduate teaching assistant Enrollment: 85

CSE, IIT Roorkee, India

July 2018 - Present

- Helping freshers with little or no experience in programming to get started with basics of Java.

Digital Logic Design: Undergraduate teaching assistant [repository]

Enrollment: 85

ECE, IIT Roorkee, India

January 2018 - April 2018

 Work included writing assignment series on hardware description using Verilog HDL for ECN104 and teaching students basics of hardware description using Verilog.

Tutor - Grade 12 and below

Enrollment: 2-3 students

National Service Scheme, IIT Roorkee September 2016 - April 2017

- Taught underprivileged students from nearby areas for free of cost.
- Awarded dedicated member award for overall performance.

Awards and Achievements

Olympiad Rank 11, State Rank 1

 Dedicated member award, National Service Scheme (IIT Roorkee) 	April 2017
Joint Entrance Examination, Advanced (Indian Institute of Technology)	May 2016
All India Rank 1387, 99.3 percentile	
International Cyber Olympiad (SilverZone)	Dec. 2014

Other Projects

• .gitignore file manager for Linux (Shell programming) [link] Project work includes writing BASH shell script.

December 2017

• Triangle art generating views (Java programming, Team size: 3) [link]
Uses Delaunay triangulation and custom coloring algorithm for generating views for Android.

March 2017 - May 2017

Extra-Curricular

IEEE Student's Branch, Special Interest Group

Member

IIT Roorkee, India September 2017 - Present

- Gave talks and held discussions on history and current topics of interest in the tech field.

Mobile Development Group [link]

Android Development

IIT Roorkee, India January 2017 - present

- Delivered several institute and group level talks and lectures on Android development and coding practices.

Interests

• Computer architecture, Memory Systems, Re-configurable computing, Digital logic design and Heterogeneous computing.

Skills

Languages: (System) Verilog, C++, MIPS assembly, SPICE, LTEX, Python, Bash, C#.NET, Java

Software: Vivado, MatLab, LTspice, Cadence Virtuoso, Visual Studio 2017

Languages: English, Hindi